一維雙載子接面電晶體數值模擬之驗證及其在元件與電路混階模擬之應用

以作者查詢圖書館館藏

、以作者查詢臺灣博碩士

、以作者查詢全國書目

、勘誤回報

、線上人數：10

、訪客IP：18.191.189.85

姓名

張家誠(Chia-Cherng Chang ) 查詢紙本館藏

畢業系所

電機工程研究所

論文名稱

一維雙載子接面電晶體數值模擬之驗證及其在元件與電路混階模擬之應用
(Verification of 1D BJT Numerical Simulation and its Application to Mixed-level Device and Circuit Simulation)

相關論文

★ 表面電漿共振效應於光奈米元件之數值研究	★ 金氧半電容元件的暫態模擬之數值量測
★ 雙載子電晶體在一維和二維空間上模擬的比較	★ 改善後的階層化不完全LU法及其在二維半導體元件模擬上的應用
★ 階層化不完全LU法及其在準靜態金氧半場效電晶體電容模擬上的應用	★ 探討分離式簡化電路模型在半導體元件模擬上的效益
★ 撞擊游離的等效電路模型與其在半導體元件模擬上之應用	★ 二維半導體元件模擬的電流和電場分析
★ 三維半導體元件模擬器之開發及SOI MOSFET特性分析	★ 元件分割法及其在二維互補式金氧半導體元件之模擬
★ 含改良型L-ILU解法器及PDM電路表述之二維及三維元件數值模擬器之開發	★ 含費米積分之高效率載子解析模型及其在元件模擬上的應用
★ 量子力學等效電路模型之建立及其對元件模擬之探討	★ 適用於二維及三維半導體元件模擬的可調變式元件切割法
★ 整合式的混階模擬器之開發及其在振盪電路上的應用	★ 用時域模擬法探討S參數及其應用

檔案

[Endnote RIS 格式]

[Bibtex 格式]

[相關文章]

[文章引用]

[完整記錄]

[館藏目錄]

[檢視]

[下載]

本電子論文使用權限為同意立即開放。
已達開放權限電子全文僅授權使用者為學術研究之目的，進行個人非營利性質之檢索、閱讀、列印。
請遵守中華民國著作權法之相關規定，切勿任意重製、散佈、改作、轉貼、播送，以免觸法。

摘要(中)

本論文主要是研究一個省記憶體空間和省計算時間的一維雙載子接面電晶體模型並且驗證它與傳統二維雙載子接面電晶體模型的元件特性是相當接近。研究的方法是採用等效電路法(equivalent circuit approach)。所謂的等效電路法就是將半導體元件的柏松方程式、電子連續方程式以及電洞連續方程式轉換成等效電路。在矩陣解法器部份，我們以帶狀式矩陣解法器(Band Matrix Solver)取代一般的滿狀式矩陣解法器(Full Matrix Solver)來解決二維元件模擬中所需要大量矩陣空間的問題。但為了研究一個有效率的雙載子接面電晶體模型，我們還是需要以一維雙載子接面電晶體模型取代傳統二維雙載子接面電晶體模型。在一維雙載子接面電晶體模型的研究中，我們已經克服了在基極端的邊界條件問題而且也驗證了其特性確實與二維雙載子接面電晶體接近。所以我們應用這一維雙載子接面電晶體模型在一些常見的元件與電路的混階模擬並且從中學習這些應用電路的工作原理。

摘要(英)

In this thesis, we study on a 1D BJT model, which saves the memory size and computation time and verify that the characteristic of 1D BJT model is in good agreement with 2D BJT model. We use the equivalent circuit approach in this thesis. Poisson’s equation and continuity equations for electron and hole are formulated into a subcircuit format suitable for general circuit simulator in the equivalent circuit approach. In order to solve the 2D device simulation, the band matrix solver will replace the full matrix solver in this thesis. Because the 2D BJT simulation still needs a large computation time, the efficient 1D BJT model must be developed. In 1D BJT simulation, we have overcome the base boundary condition and verified that the base boundary conditions in 1D BJT model closely approach to that in 2D BJT model. Finally, we apply it to two applications and study the operation concepts of these applications.

關鍵字(中)

★ 帶狀式矩陣解法器
★ 柏松方程式
★ 等效電路法
★ 連續方程式

關鍵字(英)

論文目次

1. Introduction
2. Band Matrix Solver
3. Verification of 1D BJT Numerical Simulation
4. Applications in 1D BJT Mixed-level Circuit Simulation 30
5. Conclusion

參考文獻

[1] K. Mayaram and D. O. Pederson, “Coupling Algorithms for Mixed-level Circuit and Device Simulation,” IEEE Transactions on computer-aided design, vol. 11, no. 8, pp. 1003-1010, 1992.
[2] K. Mayaram and D. O. Pederson, “CODECS: A Mixed-level Device and Circuit Simulation,” in Proc. IEEE Int. Conf. Computer-aided Design, pp. 813-820, Nov. 1987.
[3] C.-L. Teng, “An Equivalent Circuit Approach to Mixed-Level Device And Circuit Simulation,” M. S. Thesis, Institute of EE, National Central University, Taiwan, Republic of China, Jun. 1997.
[4] M.-K. Tsai, “An Improved Levelized Incomplete LU Method And Its Application to 2D Semiconductor Device Simulation,” M. S. Thesis, Institute of EE, National Central University, Taiwan, Republic of China, Jun. 2000.
[5] L. L. Liou and C. I. Huang, “Using Constant Base Current at a Boundary Condition for One-Dimensional AlGaAs/GaAs Numerical Heterojunction Bipolar Transistor Simulation,” Electronics Letters, vol. 26, pp. 1501-1503, 1990.
[6] S.-F. Wang, “Comparison of One-Dimensional and Two-Dimensional Simulation in Bipolar Transistors,” M. S. Thesis, Institute of EE, National Central University, Taiwan, Republic of China, Jun. 2000.
[7] H. C. Casey, jr., Devices for Integrated Circuits, Silicon and III-V Compound Semiconductors, Chapter 9, John Wiley & Sons, Inc., 1999.
[8] S. M. Kang, Y. Leblebici, CMOS Digital Integrated Circuit: Analysis And Design, Chapter 8, McGRAW-Hill, 1996.
[9] C. K. Alexander, and M. N. O. Sadiku, Fundamentals of Electric Circuits, Chapter 8, McGRAW-Hill, 2000.
[10] A. Mahmood, D. J. Lynch, and L. D. Philipp, “ A Fast Banded Matrix Inversion Using Connectivity of Schur’s Complements,” Systems Engineering, IEEE International Conference, pp. 303 —306, 1991.
[11] E. G. Friedman, “Latching Characteristics of a CMOS Bistable Register,” IEEE Transactions on Circuits and Systems-I, vol. 40, pp. 902-908, Dec., 1993.
[12] C. Y. Wu, H. D. Sheng, and Y. T. Tsai, “The Lambda Bipolar Phototransistor-Analysis and Applications,” IEEE Journal of Solid-State Circuits, vol. SC-20, pp. 1227-1234, Dec., 1985.

指導教授

蔡曜聰(Yao-Tsung Tsai)

審核日期

2001-7-1

推文